Introduction
Raised source/drain (RSD) epitaxy is often considered as a strong solution to resolve CMOS scaling issues such as shallow junction formation and low sheet resistance [1] . This process step is also mandatory for fully-depleted SOI structures in order to enable silicide formation [2] . However, RSD epitaxy integration has some challenges, in particular the simultaneous growth of polysilicon (poly-Si) on top of the transistor gates if no protecting hard-mask is used. This problem can be addressed by employing a protective oxide or nitride hard mask on gates but it often can lead to spacer damage and/or silicidation issues.
In this paper, a new interesting technique will be presented to suppress poly-Si growth without adding any protective hard mask on top of the gates. This technique is based on cyclic epitaxial deposition of silicon and its etch back using HCl gas, a process which is available in any industrial rapid-thermal chemical vapor deposition (RTCVD) reactor. Indeed, the HCl gas is able to remove poly-Si with a great selectivity compared to the monocrystaline phase of silicon (mono-Si) [3] . With optimized process conditions, we can adjust the growth and etch steps in such a way that growth on poly-Si is suppressed, i.e. we effectively get a poly-selective epitaxy (PSE). We will report the activation energies (E A ) of both deposition and etch process, using chlorinated chemistries (dichlorosilane DCS) and hydrides (silane SiH 4 ) during the growth steps, with HCl being used as an etching precursor. In particular, the use of silane-based chemistry can be very attractive as deposition occurs at low temperature (T<700°C), unlike chlorine-based chemistries (T>700°C).
Growth rate ratio ρ=GR PolySi/PolySi /GR MonoSi will be compared and commented for the different deposition precursors as well as the etch selectivity (S), defined as S=ER PolySi /ER MonoSi . Finally, the optimized PSE process will be used on CMOS wafers in 32nm technology node, thus demonstrating the capability of this process to suppress parasitic poly-Si growth on top of the gates.
Experimental
All experiments were carried out in an Applied Materials 300mm wafer industrial RTCVD (Rapid Thermal CVD) reactor. Conventional blanket (100)-wafers were used to determine the growth and etch rates of both mono-Si and poly-Si. For mono-Si, GR MonoSi and ER MonoSi were measured with ellipsometry using a thin SiGe marker layer below the silicon (Fig.1a) . Concerning poly-Si, growth on thermal oxide (GR PolySi/SiO2 ) was first determined using the same chemistry as mono-Si growth and thus obtained poly-Si wafers were reused after 1min pre-bake at 850°C to obtain GR PolySi/PolySi and ER PolySi (Fig.1b) . Patterned wafers containing both poly-Si and mono-Si areas were employed to optimize the PSE process on device lots. 
Results
We report in Figure 2 the Arrhenius plots of the growth and etch of mono and poly-Si for chlorinated (Cl-based) chemistries and hydrides (H-based), using DCS/HCl ( Fig.2a) and SiH 4 /HCl (Fig.2b) , respectively. In both cases, experiments were performed with the same moderate partial pressure P DCS =P SiH4 =0.16Torr, considering 50nm silicon growth but using an appropriate range of temperatures depending on the used deposition chemistry. In order to compare similar growth rates, we considered the 675°C-750°C temperature range for deposition with DCS and 575°C-650°C for SiH 4 . In a similar way, etching of silicon was realized employing the simple HCl/H 2 gas mixture with P HCl =12Torr and 675°C<T<750°C for DCS-grown films versus P HCl =370Torr and 625°C<T<700°C for SiH 4 -grown films. Indeed, we demon- strated in previous studies [4] that increasing the HCl partial pressure gave access to lower etch temperatures. From the Arrhenius plots slopes, the activation energies E A of both growth and etch processes were extracted. These values are reported in table I. 
GR and ER of Poly/Mono-Si using DCS/HCl
It is interesting to note that the growth of silicon using DCS is totally selective to SiO 2 , i.e. GR PolySi/ SiO2 =0 in the considered temperature range (675°C-750°C). The E A values associated with both mono/poly-Si growth are very close, in the range 58-60kcal/mol and consequently ρ is constant at low temperature (T<750°C) with ρ~1.1. The etch of mono-Si and poly-Si using P HCl =12Torr exhibits slightly higher activation energies, about 65kcal/mol, and etch selectivity is constant as a function of temperature. We found S=9±1 over the entire temperature range.
GR and ER of Poly/Mono-Si using SiH 4 /HCl
If we consider the case of hydrogenated chemistries (growth with SiH 4 only), it is more complex as the deposition is not selective to oxide if no Cl is added in the gas phase. Therefore, silicon growth occurs even on simple SiO 2 layers. In this case, low E A values are obtained, 49kcal/mol for the epitaxy of mono-Si, 42kcal/mol for poly-Si growth on SiO 2 and finally 46kcal/mol for poly-Si on poly-Si. The growth rate ratio ρ was found constant in the range 600°C-650°C with ρ~1.37 but increases towards the lowest temperatures: ρ~1.6 at 575°C. Concerning etching of silicon, a higher HCl partial pressure was used in this case (P HCl =370Torr) and a slightly lower etch selectivity and E A extracted. We found S=7.5±1.5 and for mono and poly-Si, E A =52-53kcal/mol at high P HCl .
Note that in any case, GR PolySi/SiO2 is always higher than GR PolySi/PolySi . It is quite an interesting result and consequently proves that even if we obtain GR PolySi/PolySi =0 on recrystalised poly-Si it will be difficult to build an efficient PSE process using SiH 4 with the presence of both SiO 2 (STI) and poly-Si on wafer, as the deposition will still occur on SiO 2 .
PSE process on patterned and CMOS devices wafers
We extracted ρ and S parameters over a wide range of temperatures for silicon growth and etch using DCS/HCl. To optimize this process, patterned wafers containing only poly-Si and mono-Si were used and the growth and etch step times were adjusted in order to obtain poly-Si growth close to zero. We used 750°C for both deposition and etch of silicon. Figure 3 reports cumulative deposition obtained after PSE tuning resulting in deposition of 30nm mono-Si (Fig.3a) while no growth of poly-Si (Fig.3b) . In Figure 4a , we report a standard (non-cyclic) RSD epitaxy using DCS, we can observe the mushroom-shaped parasitic growth of poly-Si if no protecting hard mask is added on top of the gates. On the other hand, the PSE process was applied on CMOS devices with gate length of 30nm (Fig. 4b) , and we verified with ellipsometry that poly-Si growth on top of the gates was suppressed. Resulting mono-Si epitaxy is smooth in source/drain areas, featuring (111) facets next to the spacers. 
Conclusions
We demonstrated the efficiency of PSE technique, based on cyclic growth and etch steps, to suppress poly-Si growth on top of the gates in RSD epitaxy integration. All poly/mono-Si growth and etch ratios were extracted in chlorinated (DCS) and hydride (SiH 4 ) chemistries as well as the activation energies. We showed that it is not possible to obtain a PSE process with SiH 4 (hydride chemistries), with a good selectivity against the dielectrics, an oxide or nitride hard mask on top of the gates being mandatory. However, PSE with DCS gas can entirely suppress poly-Si growth and enables the integration of RSD epitaxy in very dense devices for the 32nm node and beyond. Finally, this technique can be extended to all chlorinated deposition precursors and to the epitaxy of alloys such as SiGeC, as etching of polycrystalline phases of these materials is always faster than monocrystalline phases. 
